Introduction
In the past, III/V compound technologies were the only choice for millimeter wave applications. As the feature size of complementary metal-oxide semiconductor (CMOS) technologies have become smaller, the speed gap between III/V and silicon based technologies has been significantly decreased. Thus, more and more designers are trying to implement monolithic microwave integrated circuits (MMIC) on silicon substrates [1] [2] [3] . In microwave integrated circuits, transmission lines (T-Lines) are important structures for matching networks and resonators. At millimeter wave frequencies, the required inductances are of the order of 50-250 pH [2] . Only T-Lines are capable of resizing precisely at such small values. Another benefit of using T-Lines is that the well-defined ground return path significantly reduces magnetic and electric field coupling to adjacent structures.
Most previous studies have focused on T-Lines on lossless dielectrics, and the frequency dependence due to the dielectric conductivity has seldom been addressed. Unlike T-Lines implemented on GaAs, where the conductance is essentially zero and the capacitance is constant, T-Lines implemented on low-resistivity silicon often have low capacitive quality factors due to the substrate coupling, and both the conductance and the capacitance are frequency dependent.
Previous works [4, 5] used conformal mapping techniques to give exact or very accurate solutions for TLines in homogeneous dielectric. The validity of conformal mapping for T-Line analysis relies on the assumption that the propagation mode in the T-Lines is quasistatic, which is valid up to a frequency of 100 GHz [6] . Chen and Chou [7] used the Veyers-Fouad Hanna approximation for T-Lines in double-layer dielectrics (with superposition of partial capacitances [8] ) and extended the analysis to multiple dielectric layers. To whom correspondence should be addressed. E-mail: yuzhip@tsinghua.edu.cn However, this approximation needs the strong assumption that all the boundaries of the dielectrics are along the electric field lines. To be accurate, this assumption requires that for two adjacent dielectric layers, the permittivity of the inner dielectric (the one closer to the TLine) is larger than that of the outer one, which is valid for differential electro-optic sampling (DEOS), is not valid for CMOS technology. Sytchev [9] gave the solution for when the VeyersFouad Hanna approximation does not hold, that the permittivity of the inner dielectric is smaller than that of the outer layer, and showed it to be valid for a double layer design. However its accuracy for multi-layer dielectrics is unknown. More importantly, none of these works considered the frequency dependent effects reflecting the substrate losses. These two issues will be addressed in this paper.
Problem Formulation
Transmission lines in lossy dielectrics can be characterized by the frequency dependent parameters ( )
Analytical models for the series impedance parameters ( ) R ω and ( ) L ω in simple dielectrics have been presented in Heinrich [4] . For CMOS devices, all dielectrics are assumed to be non-magnetic and the models for R/L [4] are still valid and are used in this paper. This paper focuses on modeling C/G in multi-layer dielectric and lossy substrates, which with the frequencydependent R/L model, constitute a complete model for coplanar waveguide (CPW) T-Lines. The problem configuration is shown in Fig. 1 , where the coplanar T-Lines with n conductors, including both signal and ground conductors, are embedded in N dielectric layers. Each dielectric layer has its own thickness i t , permittivity i ε , and conductivity i σ . The bottom of the substrate is assumed to be perfectly grounded. The conductors are laid on the bottom of the m-th layer. The conductive substrate is modeled by a complex permittivity [10] 
which accounts for both ohmic and displacement currents and the frequency dependent effects of the conductive dielectric. The frequency dependent line parameters of the T-Line are described by a complex matrix C which includes both C and G,
Fig. 1 T-Lines geometry
Each entry in matrix C , ij C is defined as the charge on conductor i when a unit voltage is applied on conductor j while all the other conductors are perfectly grounded.
The capacitance C can be divided into three parts [4] upper lower sidewall , which is a tridiagonal matrix denoting the sidewall coupling between adjacent conductors. The sidewall coupling between non-adjacent conductors is neglected.
The analytical model in Heinrich [4] is accurate for transmission lines between two dielectrics. In CMOS devices, however, the dielectric is a more complicated, multilayered structure as shown in Fig. 1 . For CPWs in multilayered dielectrics, Chen and Chou [7] proposed a superposition approximation method, which is also referred to as the Veyers-Fouad Hanna approximation. This approximation, however, is only exact when all the boundaries of the dielectrics are along the electric field line, and is accurate only when the permittivity of the dielectrics decrease as their distances from the CPWs increase. Thus, the permittivities must satisfy 
Inequalities (4) and (5) hold quite well for the DEOS configuration [7] , but are not satisfied in typical CMOS technologies. CMOS technologies have metal in the oxide layers with a permittivity of 3.9 and the permittivity of the silicon substrate is 11.9, which violates Inequality (4). Therefore, the superposition approximation [7] is not suitable for CMOS devices.
Hence, the Veyers-Fouad Hanna approximation is combined with the Sytchev approximation [9] in a recursive procedure. The procedure starts from lower C . Suppose the contributions of layers 1 to k sum to
, where ( , )
is the capacitance of one of the configurations in Fig. 2 . The exact solution for Fig. 2a was given by Homentcovschi [5] , while the solution for Fig.  2b can be obtained by simple modifications of their results. The recursive procedure is detailed as follows.
Fig. 2 T-Lines on perfect boundary conditions. Solid lines denote the electric walls and dashed lines denote magnetic walls.
First, since the bottom of the chip is assumed to be perfectly grounded,
where vector x is the conductor coordinates defined in Fig. 1 .
is the solution without the permittivity factor for Fig. 2a . Hence, all the dielectrics below the conductors have the same permittivity as layer 1. If
, the electric field on the layer k side of the interface is approximately parallel to the interface, so the Veyres-Fouad Hanna approximation [8] can be adopted,
where
where H ( , )
is the solution for conductors over a perfect magnetic wall as shown in Fig. 2b . H,k C is actually the capacitance when all the dielectrics between the conductors and the bottom of layer k have the same permittivity
, and the bottom of layer k is replaced by a perfect magnetic wall.
The dielectric permittivity of the layers above layer k−1 should then be modified to 1 ,
so that the contribution of 1 k ε − will not be accounted for again. If
, the electric field is approximately perpendicular to the interface, so the Sytchev approximation [9] is adopted, ( ) ( )
Similarly, the dielectric permittivity of the layers above layer k−1 should then be modified as
Finally, lower C is given by
Similarly, upper C is obtained using almost the same method from the top layer downwards. The only difference is that the top plate of the conductor is insulated rather than perfectly grounded as on the bottom one.
The sidewall capacitance sidewall C can be given directly using the formula from Heinrich [4] p were given by Heinrich [4] .
Results

Two signal conductor T-Line
A T-Line with two signal conductors over a radio frequency (RF) CMOS substrate was used to evaluate the capacitance calculation method. A design for a common RF CMOS technology is shown in Fig. 3a . The TLine has two signal conductors with two ground conductors on both sides as shown in Fig. 3b .
Since the 4 conductors include only two ground conductors, the computed 4×4 capacitance matrix C is reduced to a 2×2 matrix. The resulting C and G are compared with a special 2-D version of the quasi-static electric-magnetic (EM) solver SCAPE [11] , whose accuracy has been well verified by comparison with commercial EM solvers, in Figs. 4 and 5. The method presented by Chen and Chou [7] is also presented as a reference. [7] .
The present analytical results agree well with the previous models. The complex capacitance predicted by the current method is within 2% of the EM solver result. The result given by Chen and Chou [7] gives frequency independent capacitance and conductance, with quite a large error compared to the EM result. In terms of efficiency, the present analytical results used 16 frequency points with less than 1/10 of CPU time on a P4 2.8-GHz CPU, which is much faster than the numerical EM solver.
Frequency domain simulation of CPW
The present capacitance calculation can be combined with the inductance and resistance formula [4] to simulate the overall performance of CPWs. The design is the same as in Fig. 3 , with the CPW structure and parameters given in Fig. 6a . The results are compared with those of momentum in the Agilient ADS which is a full-wave EM solver for microwave and RF circuit simulations. For simplicity, the far end of the CPW is assumed to be shorted to the ground, with the Y-parameter (i.e., jω C ) of the near end compared in Fig. 6b .
The results for different line widths is shown in Fig.  7 , with the errors plotted in Fig. 8 . The present analytical formulas agree well with the EM simulation results with errors typically less than 5% up to 20 GHz. 
Conclusions
A fully analytical and scalable model is presented to calculate the line (per unit length) parameters for multi-conductor T-Lines. The model is suitable for current RF-CMOS devices with multilayer dielectrics and lossy substrates. This analytical method can quickly model complicated structures and can be easily embedded in CAD tools for fast verification or synthesis of integrated circuit designs.
